Commit d2ae1725 authored by Zsolt István's avatar Zsolt István
Browse files

bitsream builds, passes basic tests

parent 5e69713b
//-- Copyright 2015 - 2017 Systems Group, ETH Zurich
//-- This hardware module is free software: you can redistribute it and/or
//-- modify it under the terms of the GNU General Public License as published
//-- by the Free Software Foundation, either version 3 of the License, or
//-- (at your option) any later version.
//-- This program is distributed in the hope that it will be useful,
//-- but WITHOUT ANY WARRANTY; without even the implied warranty of
//-- GNU General Public License for more details.
//-- You should have received a copy of the GNU General Public License
//-- along with this program. If not, see <>.
module nukv_fifogen #(
parameter ADDR_BITS=5, // number of bits of address bus
parameter DATA_SIZE=16 // number of bits of data bus
// Clock
input wire clk,
input wire rst,
input wire [DATA_SIZE-1:0] s_axis_tdata,
input wire s_axis_tvalid,
output wire s_axis_tready,
output wire s_axis_talmostfull,
output wire [DATA_SIZE-1:0] m_axis_tdata,
output wire m_axis_tvalid,
input wire m_axis_tready
wire s_axis_tfull;
assign s_axis_tready = ~s_axis_tfull;
wire m_axis_tempty;
assign m_axis_tvalid = ~m_axis_tempty;
xpm_fifo_sync # (
.FIFO_MEMORY_TYPE ("auto"), //string; "auto", "block", "distributed", or "ultra";
.ECC_MODE ("no_ecc"), //string; "no_ecc" or "en_ecc";
.FIFO_WRITE_DEPTH (2**ADDR_BITS), //positive integer
.WRITE_DATA_WIDTH (DATA_SIZE), //positive integer
.WR_DATA_COUNT_WIDTH (ADDR_BITS), //positive integer
.PROG_FULL_THRESH ((2**ADDR_BITS)-8), //positive integer
.FULL_RESET_VALUE (0), //positive integer; 0 or 1
.USE_ADV_FEATURES ("0707"), //string; "0000" to "1F1F";
.READ_MODE ("fwft"), //string; "std" or "fwft";
.FIFO_READ_LATENCY (0), //positive integer;
.READ_DATA_WIDTH (DATA_SIZE), //positive integer
.RD_DATA_COUNT_WIDTH (ADDR_BITS), //positive integer
.PROG_EMPTY_THRESH (10), //positive integer
.DOUT_RESET_VALUE ("0"), //string
.WAKEUP_TIME (0) //positive integer; 0 or 2;
) xpm_fifo_sync_inst (
.sleep (1'b0),
.rst (rst),
.wr_clk (clk),
.wr_en (s_axis_tvalid),
.din (s_axis_tdata),
.full (s_axis_tfull),
.overflow (),
.prog_full (s_axis_talmostfull),
.wr_data_count (),
.almost_full (),
.wr_ack (),
.wr_rst_busy (),
.rd_en (m_axis_tready),
.dout (m_axis_tdata),
.empty (m_axis_tempty),
.prog_empty (),
.rd_data_count (),
.almost_empty (),
.data_valid (),
.underflow (),
.rd_rst_busy (),
.injectsbiterr (1'b0),
.injectdbiterr (1'b0),
.sbiterr (),
.dbiterr ()
......@@ -336,7 +336,7 @@ end
assign ip_address_out = iph_ip_address;
shortcut_toe_ip_201801 toe_inst (
shortcut_to_ip_201801 toe_inst (
// Data output
.m_axis_tcp_data_TVALID(axi_toe_to_toe_slice_tvalid), // output AXI_M_Stream_TVALID
.m_axis_tcp_data_TREADY(axi_toe_to_toe_slice_tready), // input AXI_M_Stream_TREADY
This diff is collapsed.
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment